Real-time Linux Scheduling Latency

after S.Rostedt, D.B. Oliveira, D. Casini, R.Oliveira, T.Cucinotta

March 2021

🕦 Real-Time

- Definition ?
- Applications ?
- Approaches with Linux ?
- PREEMPT_RT patches
- rt-tests suite and cyclictest

2 Model of IRQs, NMIs and thread synchronization mechanisms

Model the latency bound



1) Real-Time

Real-Time (RT) :

- is about timing behavior not performance
- deterministic/predictable scheduling
- ~ opposite of "batch work" on a server (think of a build server where performance is about long-run rather than reactivity)
- \Rightarrow timing response guarantees/bounding = safety bound
- \Rightarrow predict the worst case

With Linux ? :

- understanding timing behavior of linux
- priority-base scheduling : high priority needs to be able to preempt low priority
- ⇒ faster in worst case scenarios but slower in the average scenarios (otherwise this would be the default kernel)

Applications :

- robotics
- stock exchange
- music studio recording (no "glitches" with jack low-latency audio server)
- death or life devices ?
 - \Rightarrow NO ! Linux kernel too complex for formal methods ?

Two approaches with the Linux kernel :

- dual-kernel approach : RTAI, RTLinux, Xenomai Cobalt, Xenomai Mercure
 - \Rightarrow Linux becomes a task alongside high-priority RT tasks
 - ⇒ lots of work : support new architecture, implement specific tools/libraries (libc)
 - \Rightarrow bad scaling, (wo)man power problem
- in-kernel approach
 - ⇒ maximize preemptible code sections = allow scheduling almost everywhere
 - ⇒ take advantage of all the tools/optimizations/industrial support...
 - \Rightarrow Linux too big for < 1\$ chip ?
 - \Rightarrow try to keep up-to-date with mainline kernel
 - \Rightarrow 2021 : try to merge the patches in mainline kernel
- \Rightarrow both Linux-approaches are ${\sim}15/20$ years old

Standard Linux preemption model configuration : **PREEMPT_NONE**, default = **PREEMPT_VOLUNTARY**, **PREEMPT** :



With patches (new **PREEMPT RT**) :



Debian binary : linux-image-amd64 ~> linux-image-rt-amd64

Make preemption enabled almost everywhere :



- spinlocks → raw spinlock + sleeping spinlocks (= rt mutex)
- threaded interrupt handler
- priority inheritance to avoid priority inversion = when a high priority is blocked because of some task of lower priority
- others hacks already merged in mainline kernel
- ⇒ HUGE collection of patches
- ⇒ 80% already mainlined (timers, interrupt handlers, tracing infrastructure...)

Normal interrupt preempts the task and executes the handler function :



Threaded interrupt schedules the thread_fn function (*top/bottom half approach*) :



Forced threaded interrupts just acknowledges the device (< 1 $\mu {\rm s})$:



- \Rightarrow merged in mainline since 2009
- \Rightarrow all interrupts as threads threadings in mainline since 2011

Priority inversion :



Priority inheritance :



Most of the spinlock are transformed in rt-mutexes. The others are now called raw spinlocks.



There are in fact needed now with the threaded IRQs !



Usual way to tests real-time kernel behavior is to use the rt-tests suite :

- timer latency
- signal latency
- functionning of priority-inheritance mutexes
- . . .

The main program is cyclictest :

- -p,--prio=PRIO of first thread (default 80)
- -i,--interval=INTV of first thread (default $1000\mu s$)
- -1, --loops=LOOPS of first thread (default 0=endless)
- -D,--duration=TIME
- -t,--threads=NUM (default 1,empty means #CPU)
- -m, --mlockall lock current and future memory alloc
- -a,--affinity=PROC-SET
- -S,--smp = -t -a
- -h,--histogram=US max latency tracked
- \Rightarrow cyclictest -D6h -m -S -p95 -i200 -h400

cyclictest -D6h -m -S -p 95 -i
200 -h400



Rostedt Oliveira Casini Oliveira Cucinotta Real-time

cyclictest -D6h -m -S -p 95 -i
200 -h400



cyclictest -D6h -m -S -p 95 -i
200 -h400



cyclictest -D6h -m -S -p 95 -i
200 -h400



cyclictest -D10m -m -S -p 95 -i
200 -h400



Rostedt Oliveira Casini Oliveira Cucinotta

cyclictest -D10m -m -S -p 95 -i
200 -h400



Oliveira, Casini, Oliveira & Cucinotta papers :

- model the IRQs, NMIs, thread synchronization mechanisms into an automata
- model stable between Linux versions (contrary to a model entirely generated from traces)
- able to find some linux code errors
- apply in to get a model of the Linux+PREEMPT_RT patches latency
- \Rightarrow not just the latency but root causes of the latency
- \Rightarrow \sim Oliveira 2020 PhD thesis
 - automata compiled as a kernel module
- ⇒ new tracing infrastructure to understand the root causes of this latency
- alternative to cyclictest and kernel ftrace, user-space trace-cmd and graphic interface kernelshark

2) Model of IRQs, NMIs and thread synchronization mechanisms

Journal of Systems Architecture Volume 107, August 2020, 101729 A Thread Synchronization Model for the PREEMPT_RT Linux Kernel

Daniel B. de Oliveira^{a,b,c}, Rômulo S. de Oliveira^b, Tommaso Cucinotta^c

^aRHEL Platform/Real-time Team, Red Hat, Inc., Pisa, Italy.

^bDepartment of Systems Automation, UFSC, Florianópolis, Brazil.

^cRETIS Lab, Scuola Superiore Sant'Anna, Pisa, Italy.

Synchronization mechanisms between :

- IRQs (Interrupt ReQuests)
- NMIs (Non Maskable Interrupts) = cannot ignore interrupts = hw errors, parity/ECC errors, system
- thread scheduling, context switch, ...
- locking : mutex, rwlocks, semaphores

Model with an automata $G = (X, E, F, \Gamma, x_0, X_m)$:

- X finite set of states
- E finite set of events
- $F: X \times E \rightarrow X$ transition function
- $\Gamma(x)$ set of events e such that F(x, e) is defined in state x
- x₀ initial state
- X_m set of final states

On all the interesting Linux mechanisms ?

Modular approach relying on automata theory :

- generators, specifications, parallel composition
- computed automatically thanks to a dedicated software Supremica IDE

Two generators or sub-automatas :



For a model of Linux synchronization mechanisms, this will be the minimal operations in kernel synchronization.

Parallel composition or synchronous composition of two generators $G1 = (X1, E1, f1, \Gamma1, x01, Xm1)$ $G2 = (X2, E2, f2, \Gamma2, x02, Xm2)$ introduces the notion of *private* events and *common* events



Specifications between generators are also implemented as an automata.



For a model of Linux synchronization mechanisms, this will be for example the necessary conditions to call the scheduler. And Supremica IDE computes the final automaton

- verifies there is no dead-lock
- final automata deterministic (only 1 transition to next step)
- \Rightarrow and Linux <code>PREEMPT_RT</code> too if the model is correct

Is the model really modeling the Linux kernel ?

Kernel event	Automaton event	Description
hw_local_irq_disable	preemptirq:irq_disable	Begin IRQ handler
hw_local_irq_enable	preemptirq:irq_enable	Return IRQ handler
local_irq_disable	preemptirq:irq_disable	Mask IRQs
local_irq_enable	preemptirq:local_irq_enable	Unmask IRQs
nmi_entry	irq_vectors:nmi	Begin NMI handler
nmi_exit	irq_vectors:nmi	Return NMI Handler

Kernel event	Automaton event	Description	
preempt_disable	preemptirq:preempt_disable	Disable preemption	
preempt_enable	preemptirq:preempt_enable	Enable preemption	
preempt_disable_sched	preemptirq:preempt_disable	Disable preemption to call the scheduler	
preempt_enable_sched	preemptirq:preempt_enable	Enables preemption returning from the scheduler	
schedule_entry	sched:sched_entry	Begin of the scheduler	
schedule_exit	sched:sched_exit	Return of the scheduler	
sched_need_resched	sched:set_need_resched Set need resched		
sched_waking	sched:sched_waking	ing Activation of a thread	
sched_set_state_runnable	sched:sched_set_state	Thread is runnable	
sched_set_state_sleepable	sched:sched_set_state	Thread can go to sleepable	
sched_switch_in	sched:sched_switch	Switch in of the thread under analysis	
sched_switch_suspend	sched:sched_switch	Switch out due to a suspension of the	
		thread under analysis	
sched_switch_preempt	sched:sched_switch	Switch out due to a preemption of the	
		thread under analysis	
sched_switch_blocking	sched:sched_switch	Switch out due to a blocking of the thread	
		under analysis	
sched_switch_in_o	sched:sched_switch	Switch in of another thread	
sched_switch_out_o	sched:sched_switch	Switch out of another thread	

Kernel event	Automaton event	Description
mutex_lock	lock:rt_mutex_lock	Requested a RT Mutex
mutex_blocked	lock:rt_mutex_block	Blocked in a RT Mutex
mutex_acquired	lock:rt_mutex_acquired	Acquired a RT Mutex
mutex_abandon	lock:rt_mutex_abandon	Abandoned the request of a RT Mutex
write_lock	lock:rwlock_lock	Requested a R/W Lock or Sem as writer
write_blocked	lock:rwlock_block	Blocked in a R/W Lock or Sem as writer
write_acquired	lock:rwlock_acquired	Acquired a R/W Lock or Sem as writer
write_abandon	lock:rwlock_abandon	Abandoned a R/W Lock or Sem as writer
read_lock	lock:rwlock_lock	Requested a R/W Lock or Sem as reader
read_blocked	lock:rwlock_block	Blocked in a R/W Lock or Sem as reader
read_acquired	lock:rwlock_acquired	Acquired a R/W Lock or Sem as reader
read_abandon	lock:rwlock_abandon	Abandon a R/W Lock or Sem as reader

Rostedt Oliveira Casini Oliveira Cucinotta

Real-time Linux Scheduling Latency

Name	States	Events	Transitions
G01 Sleepable or runnable	2	3	3
G02 Context switch	2	4	4
G03 Context switch other thread	2	2	2
G04 Scheduling context	2	2	2
G05 Need resched	1	1	1
G06 Preempt disable	3	4	4
G07 IBO Masking	2	2	2
G08 IRO handling	2	2	2
G09 NML	2	2	2
G10 Mutex	3	4	6
G11 Write lock	3	4	6
G12 Read lock	3	4	6
S01 Sched in after wakeup	2	5	6
S02 Resched and wakeup sufficency	3	10	18
S03 Scheduler with preempt disable	2	4	4
S04 Scheduler doesn't enable preemption	2	6	6
S05 Scheduler with interrunt enabled	2	4	4
S06 Switch out then in	2	20	20
\$07 Switch with preempt/iro disabled	3	10	14
\$08 Switch while scheduling	2	8	8
809 Schedule always switch	3	6	6
\$10 Program disable to sched	2	3	4
S10 Preempe district to sende	2	5	
\$12 IBO context disable events	2	97	27
S12 NMI blocks all exents	2	24	24
S1/ Set clearable while running	2	6	6
\$15 Don't set runnable when scheduling	2	4	4
S15 Echeduling context operations	2	2	2
217 DO dischlad	2		
517 TRQ disabled S18 Schodulo necessary and sufficient	0	4	
\$10 Need mederal former scheduling	7	25	52
200 Lash while and in a	1	20	
S20 Lock while running	2	16	16
200 L 1 12 12 12	2	10	10
522 LOCK While interruptible 200 No sum mains in Lode abaseithma	2	10	10
225 Ivo suspension in lock algorithms	3	10	19
524 Sched blocking if blocks	3	10	20
525 Iveed resched blocks lock ops	4	10	11
520 Lock either read or write	3	0	0
S27 Mutex doesn't use rw lock	2	11	11
528 RW lock does not sched unless block	4	11	22
529 Mutex does not sched unless block	4	7	10
S30 Disable IRQ in sched implies switch	5	6	10
837 Need resched preempts unless sched	3	5	12
S32 Does not suspend in mutex	3	5	11
S33 Does not suspend in rw lock	3	8	16
Model	9017	34	20103

The PREEMPT RT task model has:

- 12 generators, 33 specifications, 9017 states, 23103 transitions
- deterministic automata

3) Model the latency bound

Proceedings 32nd Euromicro Conference on Real-time Systems (ECRTS 2020)

Demystifying the Real-Time Linux Scheduling Latency

Daniel Bristot de Oliveira ⁽⁶⁾ Red Hat, Italy bristot@redhat.com

Daniel Casini © Scuola Superiore Sant'Anna, Italy daniel.casini@santannapisa.it

Rômulo Silva de Oliveira Universidade Federal de Santa Catarina, Brazil romulo.deoliveira@ufsc.br

Tommaso Cucinotta ⁽²⁾ Scuola Superiore Sant'Anna, Italy tommaso.cucinotta@santannapisa.it

Idea : taking a subset of the model (9/12 generators, 14/33 specifications) and perform a case analysis to model the latency

Thread scheduling latency is actual start F (after context switch) - expected activation of highest priority A:

▶ Definition 1 (Thread Scheduling Latency). The scheduling latency experienced by an arbitrary thread $\tau_i^{THD} \in \Gamma^{THD}$ is the longest time elapsed between the time A in which any job of τ_i^{THD} becomes ready and with the highest priority, and the time F in which the scheduler returns and allows τ_i^{THD} to execute its code, in any possible schedule in which τ_i^{THD} is not preempted by any other thread in the interval [A, F].

Model divided in two parts :

- blocking/scheduling
- interference from IRQ/NMI

$$L = L^{\mathrm{IF}} + I^{\mathrm{NMI}}(L) + I^{\mathrm{IRQ}}(L).$$

 $I^{NMI}(L)$ and $I^{IRQ}(L)$ can be estimated from experiments and tests L^{IF} is the context switch and priority inversion blocking \Rightarrow try to find a bound

- EV1 The necessary conditions to call the scheduler need to be fulfilled: IRQs are enabled, and preemption is disabled to call the scheduler. It follows from rule R5 and R6;
- **EV2** The scheduler is called. It follows from R12;
- EV3 In the scheduler code, IRQs are disabled to perform a context switch. It follows from rule R8;
- EV4 The context switch occurs. It follows from rule R13 and R14;
- EV5 Interrupts are enabled by the scheduler. It follows from R5;
- **EV6** The scheduler returns;
- EV7 The preemption is enabled, returning the thread its own execution flow.

Mutually case exclusive analysis :

- i-a if RHP_i occurs between events EV1 and EV2, i.e., after that preemption has been disabled to call the scheduler and before the actual scheduler call (black in Figure 21);
- i-b if RHP_i occurs in the scheduler between EV2 and EV3, i.e., after that the scheduler has already been called and before interrupts have been disabled to cause the context switch (pink in Figure 21);
- i-c if RHP_i occurs in the scheduler between EV3 and EV7, i.e., after interrupts have already been masked in the scheduler code and when the scheduler returns (brown in Figure 21); In case (ii), RHP_i occurred when the current thread $\tau_j^{\text{THD}} \in \Gamma_{\text{LP}_i}^{\text{THD}}$ is not in the scheduler execution flow. Based on the automaton of Figure 21, two sub-cases are further differentiated: ii-a when RHP_i is caused by an IRQ, and the currently executing thread may delay RHP_i only
 - by disabling interruptions (green in Figure 21).
- ii-b otherwise (blue in Figure 21).

Param.	Length of the longest interval
$D_{\rm PSD}$	in which preemptions are disabled to schedule.
D_{PAIE}	in which the system is in state pe_ie of Figure 21.
$D_{\rm POID}$	in which the preemption is disabled to postpone the scheduler or IRQs are disabled.
$D_{\rm ST}$	between two consecutive occurrences of EV3 and EV7.



Figure 22 Reference timeline.

$$L^{IF} \le max(D_{ST}, D_{POID}) + D_{PAIE} + D_{PSD},$$

$$L = max(D_{ST}, D_{POID}) + D_{PAIE} + D_{PSD} + I^{NMI}(L) + I^{IRQ}(L)$$

4) Conclusion

PREEMPT_RT patches :

- several advantages on other Linux real-time approches
- soon in main git repository (2021?)
- some optimizations already merged

Model with the automata approach :

- 12 generators, 33 specifications
- ⇒ model tractable
- ⇒ model stable between versions
- \Rightarrow can help to find bugs
 - claims that Linux+patches is deterministic and the scheduling latency is bounded

Details not covered in this presentation that are worth to look at :

- extension of the perf tool and automata compiled insided a kernel module
- comparison with cyclictest and ftrace